The High Voltage Converter Modulators (HVCMs) at the Spallation Neutron Source (SNS) have operated in excess of a combined 250,000 hours. Performance and reliability improvements to the HVCM are ongoing to increase modulator availability as accelerator system demands increase. There is a relatively large amount of energy storage in the HVCMs, ~180 kJ. This energy can be released into unsuppressed faults, cause damage, and increase the time to repair. The "fusing switch" would provide a means to isolate this stored energy from the location of the most common faults. This paper introduces this concept and its application to the HVCMs.
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I. HVCM DESCRIPTION
There are several HVCM configurations with up to 1 MW average power, 120 kV output voltage, and 11 MW peak power. Output pulses are ~1.3 ms with a pulse repetition frequency of up to 60 Hz. There are several advantages to this topology including a relatively high efficiency, >93%, and zero-voltage switching [1] . A simplified system diagram of the HVCMs is shown in Fig. 1 .
The H-bridges have been identified as a component which is particularly sensitive to failures. Hence, this has been an area of ongoing development at SNS and SLAC National Accelerator Laboratory [2, 3] . An advanced gate drive system was developed for fault suppression. In addition, higher voltage, press-pack IGBTs were incorporated into the H-bridge. Both of these additions will contribute to a lower susceptibility to faults on and after the H-bridge (e.g. transformer saturation, transformer arcs, etc.).
II. FUSING SWITCH PHILOSOPHY
The energy transferred from the high-energy capacitor bank to the H-bridge is largely responsible for the damage that results during an H-bridge fault. The fusing switch (FS) will control this energy flow and act as an additional level of protection for the HVCMs. Figure 2 illustrates the proposed location, highlighted in blue, of the fusing switches in the HVCM circuit. As shown, each connection from the high-energy capacitor banks to an H- bridge will be through a series switch. These switches are not in parallel, as each H-bridge is an independent load on the energy storage bank. Therefore, current sharing schemes are unnecessary. The current through a given switch is determined by the voltage on the high-energy capacitors and the effective impedance of the H-bridge.
The design is such that, similar to a fuse, if a highenough current flows through a single FS, it will open. The open switch prevents additional stored energy from flowing to the location of the fault. During normal operation, the switch remains closed. Ideally, operation with a closed FS is identical to operation with the existing capacitor bus structure.
An IGBT was chosen for the fusing switch because it can be readily reset after a fault. Another advantage of using an IGBT is that it provides gate control of current. For a given gate-emitter voltage, there is a maximum current that will flow through the device. This current is typically defined in the datasheet "output characteristic" curves. Complicating interpretation of these curves are transient effects due to the Miller capacitance. A large collector-emitter dv/dt will temporarily raise the gateemitter voltage and, therefore, the maximum collector current. Increased external gate capacitance can partially mitigate this effect. Design of the gate capacitance, turnoff resistance, and gate-emitter voltage are best determined empirically; experiments are currently underway at SLAC to determine the appropriate values.
In addition to limiting the maximum current to an Hbridge, the FS gate drives will be designed to detect the onset of a fault and open the IGBT switch. Potential sensors include V ce,sat , I c , dI c /dt, and over-temperature detection. Selection of the proper sensor complement is underway. Considerations include the maximum current, charge and di/dt expected at the FS under likely fault conditions.
There are many potential communication options between the fusing switches, H-bridges, and the modulator control system. Two example schemes are outlined in Fig. 3 . These two schemes highlight a low and high amount of FS interaction with the HVCM control system respectively. Choice of the proper scheme to utilize will be determined by the nature of the expected faults, the ease of integration with the existing control system, and the amount of desired interaction with the control system. These issues are still being evaluated.
III. MECHANICAL LAYOUT
A photograph of the existing capacitor bus plates is shown in Fig. 4 . Each bank is seven capacitors in parallel. The capacitor banks connect to each H-bridge via bundles of forty parallel coaxial cables. Cable headers clamp the bundles to the capacitor buses. A major consideration when designing the FS is ensuring limited modification of existing hardware. In addition, there is limited room around these capacitor buses. Therefore, rather than constructing a new bus structure for mounting the fusing switches, the bus structure will be modified by cutting the existing bus plate. The choice of FS IGBT package is significantly constrained by the geometry of the existing bus plates. Shown in Fig. 4 , the high voltage leads from the capacitors periodically protrude from the bus structure. If the switch were too large, it would interfere with these connections. However, an IGBT with a 130 mm x 140 mm package was found with electrical ratings appropriate for this application. This is small enough to easily fit on the capacitor bus. A drawing of the resulting mechanical layout is shown in Fig. 5 .
Scheme 1
There are two cuts to the existing buses. There is a cut (Fig. 5, bottom, a) the vertical length of the bus which separates the capacitors from the cable bundle headers. In addition, there is a cut (Fig. 5, bottom, b) between each of the cable headers. Two small buses are made for each IGBT such that the IGBT can be removed from the modulator without removing the entire capacitor bus.
The capacitor buses were originally designed to provide a very low inductance connection from the highenergy capacitors to the H-bridges. Finite element modeling, using FastHenry [4] , was performed to quantify the increase in inductance associated with the addition of the fusing switches. The computed effective inductance of the existing bus plates between the capacitor leads and the cable bundles is ~15 nH. Addition of the fusing switches increased this value to ~30 nH. This inductance is in series with the total inductance of the cables connecting to the H-bridges which is calculated to be 70-150 nH. Therefore, the net effect of the fusing switches on increasing the total capacitor bank to H-bridge inductance is minimal.
IV. IGBT PARAMETERS
One parameter in selecting the appropriate IGBT is the peak pulse current. Figure 6 shows the measured current through the existing high-energy capacitor banks with a charge of ±1.2 kV. This current is split evenly between each of the three H-bridges. Therefore, each FS would be expected to conduct ~1.5 kA during the pulse. The Eupec FZ800R33KL2C is one appropriate device. This device has a maximum collector-emitter voltage of 3.3 kV, a maximum repetitive peak collector current of 1.6 kA, a turn-off delay time of ~4 µs, and a fall time of ~350 ns.
From the transfer curves on the IGBT data sheet, with a conduction current of 1.5 kA and a gate-emitter voltage of 15 V, the collector-emitter voltage drop is ~5.5V. At full HVCM average power, the estimated conduction power losses per IGBT are (5.5 V)(1.5 kA)(60 Hz)(1.6 ms) = 800 W. The total FS power consumption per HVCM is (800 W)(6 IGBTs) = 4.8 kW. For a 1 MW average power modulator, this is 0.5% of the total power output. It is anticipated that the majority of power consumption is due to conduction losses. The only "switching" loss would occur during the beginning of the HVCM pulse when the resistance of the fusing switches is still large as the IGBT drift region is not yet populated with carriers. Experimental characterization will be required to accurately evaluate the switch losses.
A cooling water distribution system already exists on each HVCM. Because there is limited space around the capacitor buses, water cooling was chosen for heat management for the IGBTs. A commercial off the shelf, 4-pass liquid cold plate was chosen. With 800 W power dissipation per device, the junction temperature of each IGBT is calculated to be ~70 o C.
On each H-bridge, there are bypass capacitors closely coupled across the IGBTs. The energy stored in these capacitors is 170 J. The fusing switch cannot prevent the transfer of this energy into a fault. If current through a single fusing switch rose to 2800 A during a fault, with ±1200 V on the high energy capacitors, it would take ~25 µs for an additional 170 J to flow into the fault. Therefore, emphasis on a fast turn-off time is not necessary for ensuring low energy transfer from the high energy capacitor banks during a fault.
V. SUMMARY
A preliminary design for a fusing switch in the SNS HVCMs has been completed. An appropriate IGBT was selected and the mechanical layout was sketched. The next step in the design process will be to experimentally characterize the appropriate gate drive parameters in a scaled-down test setup. Of particular interest are the effects of the Miller capacitance during an induced fault. In addition, the appropriate IGBT protection scheme (parallel MOVs, snubbers, etc.) will be determined. After a communication and fault detection scheme is chosen, the design will be complete and the options for implementation on existing HVCMs will be evaluated.
